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Abstract—In theory, Polar codes do not exhibit an error floor
under successive-cancellation (SC) decoding. In practice, frame
error rate (FER) down to 10−12 has not been reported with
a real SC list (SCL) decoder hardware. This paper presents
an asymmetric adaptive SCL (A2SCL) decoder, implemented in
real hardware, for high-throughput and ultra-reliable communi-
cations. We propose to concatenate multiple SC decoders with
an SCL decoder, in which the numbers of SC/SCL decoders are
balanced with respect to their area and latency. In addition,
a novel unequal-quantization technique is adopted. The two
optimizations are crucial for improving SCL throughput within
limited chip area. As an application, we build a link-level FPGA
emulation platform to measure ultra-low FERs of 3GPP NR Polar
codes (with parity-check and CRC bits). It is flexible to support
all list sizes up to 8, code lengths up to 1024 and arbitrary code
rates. With the proposed hardware, decoding speed is 7000 times
faster than a CPU core. For the first time, FER as low as 10−12
is measured and quantization effect is analyzed.
Index Terms—Polar codes, A2SCL, Emulation platform, FER.
I. INTRODUCTION
Polar codes, proposed by Arikan [1], has been selected by
the 5G standards. Polar codes with successive-cancellation
(SC) decoding theoretically achieve channel capacity in the
asymptotic sense. To improve error-correction performance at
short or moderate lengths, SC list (SCL) decoding is proposed
by keeping L codeword candidates. Concatenated with cyclic
redundancy check (CRC) [2] or parity check (PC) [3] bits, the
error-correction performance can be further improved.
One advantage of polar codes is that it does not exhibit an
error floor when decoded by the SC and SCL algorithms. This
makes Polar codes suitable for applications with stringent error
performance requirements. For some industrial and medical
applications, FER is required to be smaller than 10−10. How-
ever, an efficient hardware solution designed for this purpose
has not been reported yet.
It is not easy to achieve this goal in an efficient way, be-
cause both decoding latency and throughput should be highly
optimized within limited chip area. To our best knowledge, an
ultra-low FER below 10−10 has not been reported from a real
hardware. Although many efforts have been made to optimize
the decoder hardware of Polar codes [4]–[11], the lowest
FER reported in a real hardware is ≈ 10−6 (not fulfilling
the < 10−10 requirement). An FPGA emulation platform is
designed for ultra-reliable communications [12], but does not
present any hardware-measured FER results.
A. Motivation and Contribution
To achieve ultra-reliable and high-throughput decoding, we
adopt the adaptive SCL decoder framework in [13]. To further
improve throughput, we propose an asymmetric adaptive SCL
(A2SCL) decoder, based on the observation that SC and
SCL decoders exhibit huge differences in terms of the area
& latency, as well as quantization precision. A2SCL mainly
adopts the following two techniques:
1) Asymmetric deployment: the number of SC and SCL
decoders are no longer 1:1 as in the original design, but
carefully chosen to reflect their significant difference in
terms of area and latency.
2) Asymmetric quantization: The different demands for
data precision between SC and SCL decoders are also
exploited to pack as many SC decoders for parallel
decoding, yet without FER loss.
In addition, we provide a reference design through an
efficient emulation platform in an FPGA, and evaluate the
ultra-low FER performance of Polar codes to demonstrate
its practical value. The proposed A2SCL decoder not only
achieves FER ≈ 10−12, but also supports list sizes 1, 2, 4, 8
with maximum code length Nmax = 2
10. The emulation
platform has the following features:
• Integrity: All modules in the link-level emulation such
as source vector generator, encoder, modulator, AWGN
channel and decoder are executed in the FPGA. The
server is only responsible for the code lengths/rate con-
figuration and results collection.
• Efficiency: The emulation platform dramatically improves
evaluation speed. One FPGA board can be up to 7000
times faster than a CPU core.
• Flexibility: The emulation platform supports CA-Polar
(up to 24 CRC bits), PC-Polar [3] (as specified by 3GPP),
various rate-matching schemes, list sizes, code lengths
and code rates. All these can be configured by the server
on the fly.
• Scalability: A server can manage one or more FPGAs to
speed up the emulation. Servers can also form a cluster
to further speed up the emulation.
With the emulation platform, ultra-low FER performance of
Polar codes is measured and the error-correction performance
of 3GPP NR Polar codes is evaluated.
II. POLAR CODES
An (N,K) polar codes hasN coded bits andK information
bits. The code rate is R = K/N . The information bits are
assigned to the K most reliable sub-channels, and frozen
bits, typically zeros, are assigned to the remaining ones.
The encoding of Polar code is c = uF⊗n, where u is the
information vector (including information and frozen bits),
F⊗n =
[
1 0
1 1
]⊗n
is the transformation matrix, where ⊗ denotes
Kronecker power, and n = log2N .
A. SC-based Decoders
The decoding graph of SC decoder is shown in Fig. 1.
The soft bits propagate from right to left and the hard bits
propagate from left to right. The information vector u is
decoded sequentially from top to bottom. A hardware-friendly
version of soft value updating is carried out in log-likelihood
ratio (LLR) domain [8]. Two incoming LLRs (Lin1 and Lin2)
are combined to produce Lout with the following f-function
Lout = sign(Lin1 · Lin2) ·min(|Lin1|, |Lin2|). (1)
or g-function
Lout = Lin1 + (−1)
sˆ · Lin2, (2)
where sˆ is the modulo-2 sum of previously decoded bits and
is called partial sum (PS).
For an SCL decoder, the decoding process is similar to
SC decoder except that it keeps L paths. When making hard
decision for each bit, L paths split into 2L paths, and the ones
with smallest path metric (PM) are kept. For the lth path and
bit ui, the LLR of stage 0 is denoted by L
l
0,i and its hard
decision is denoted by βli . The PMs update according to
PM li =
{
PM li−1, if u
l
i = β
l
i
PM li−1 + |L
l
0,i|, otherwise
(3)
After all bits are decoded, the path with the smallest PM is
selected as the decoding output.
For CRC aided SCL (CA-SCL), the most reliable path that
passes CRC check is selected as the decoding output. For
parity-check SCL (PC-SCL), each parity bit is decided by its
parity function rather than by its LLR. A PC-CA-SCL decoder
combines the features of both, if both CRC bits and PC bits
are employed. Throughout this work, we implement CA-SCL
and PC-CA-SCL decoders.
III. ASYMMETRIC ADAPTIVE SCL (A2SCL) DECODER
The original adaptive SCL decoder [13] progressively in-
creases the list size until a packet is successively decoded or
a maximum list size Lmax is reached. Our implementation
is built upon a simplified version of [13] that has only two
decoders, i.e., an SC and an SCL with a given list size. The
algorithm is described in Algorithm 1.
Although the software implementation of Algorithm 1 is
rather straightforward, its hardware implementation is differ-
ent. One has to take into account the huge difference between
an SC decoder and an SCL decoder in terms of hardware
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Fig. 1. SC decoding graph.
Algorithm 1 Simplified Adaptive SCL Decoder:
(1) Try to decode the incoming packet using SC.
(2) If the decoded data passes CRC check, go to (4), else
go to (3).
(3) Try to decode the incoming packet using SCL with a
fixed list size L.
(4) Compare with the original data and update error counter
accordingly. Over.
resource, as well as their work load at a target signal-to-noise
ratio (SNR).
The chip area & decoding latency comparison between an
SC and an SCL decoder (L = 8) is shown in Table I. The
(normalized) measurements are based on our reference ASIC
implementations in [11], with both SC and SCL decoders opti-
mized to their best efficiency (see details in [11]). According
to the measurements, both the area and latency of an SCL
decoder (L = 8) is up to 6 times of an SC decoder with the
same quantization and code rate. If we implement many SCL
decoders with different list sizes, both the area efficiency and
time efficiency will be very low.
The work load comparison between an SC and an SCL
decoder is given through a case study of (N = 1024,K = 512,
24 CRC bits) Polar codes. As shown in Fig. 2, the required
SNR for CA-SCL with L = 8 to achieve ultra-reliable
communications (FER≤ 10−8) is around 3.5 dB. In such a
high SNR region, an SC decoder already exhibits very small
FER (∼ 10−4), i.e., only loses one or two packets in 10,000.
That means, while SC needs to process all packets, only a
small fraction of packets need to be processed by the SCL
decoder. This is a huge difference in terms of work load.
Considering the above, a direct implementation of [13]
would incur very low hardware utilization efficiency. To ad-
dress this, we propose an asymmetric adaptive SCL (A2SCL)
decoder to overcome the above mentioned issues.
TABLE I
COMPARISON OF AREA AND LATENCY BETWEEN AN SC AND SCL
DECODER WITH L = 8
Decoder
Area / Quantization Latency / Code Rate
6 bit 8 bit 1/8 1/4 1/2 3/4
SC 1.00 1.27 1.00 1.43 2.04 2.34
SCL with L = 8 5.06 6.32 4.69 7.39 9.94 12.1
SNR
1 1.5 2 2.5 3 3.5
FE
R
10-8
10-6
10-4
10-2
100
CA-SCL
SC
Fig. 2. SC vs CA-SCL (L = 8 with 24 CRC bits)
A. Asymmetric deployment
To increase throughput, an A2SCL decoder deploys as many
SC decoders as possible. To improve efficiency, A2SCL im-
plements only one SCL decoder (e.g., Lmax = 8)
1, instead of
many SCL decoders with different list sizes (e.g., L = 2, 4, 8).
A scheduler with a MUX is used to collect the CRC-failed
packets from the SC decoders, and send them to the SCL
decoder. Fig. 3 shows the hardware architecture of the A2SCL
decoder. We refer to the different number of SC decoders and
SCL decoder as “asymmetric deployment”.
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Fig. 3. A2SCL decoder hardware architecture
The SC decoder Core and SCL decoder Core have the
similar architecture as described in [11], which summarizes
some state-of-the-art optimizations over SC and SCL decoders.
Both decoders only store intermediate LLRs for every two
neighboring stages in the trellis graph shown in Fig. 1. The
“double-packet mode” and “decoded-bit recovery” features
1In our FPGA platform, we implement a flexible SCL decoder that can be
configured to support Lmax = 2, 4, 8.
TABLE II
SC DECODING FAILURE PROBABILITY
e failures 0 1 2 3 4
Probability 83.52% 15.05% 1.35% 0.08% 0.0035%
[11] are enabled to reduce the number of LUT/BRAM/FF
modules. The hardware-friendly “syndrome-check” [?] and
“decision-aided” [9] approaches are adopted to increase the
throughput of SC and SCL decoders, respectively.
Assume the work target is FER< 10−9, in almost all cases,
SC decoder’s FER< 10−3 under the target SNR. According
to simulation results and real hardware test results [11], the
SC decoder and SCL decoder’s throughput ratio is 5:1. Thus,
the SCL decoder can process the failed packets of 200 SC
decoders at FER< 10−9.
The LLR buffer size of the SCL decoder should be larger
than those of SC decoders, in case that many SC decoders
generate failed packets at the same time. The following for-
mula evaluates the probability that, during one SCL decoding,
the SC decoders have failed e packets.
P (e) =
(
c
e
)
× FERe × (1− FER)c−e, (4)
where c = NSC×2×TSCL
TSC
is the total number of packets
processed by the SC decoders during one SCL decoding,NSC
is the number of SC decoders in the A2SCL, TSCL and TSC
are the decoding time of SCL and SC decoders, respectively.
In our final design, NSC = 18 SC decoders are im-
plemented in the A2SCL decoder. As mentioned above,
TSCL/TSC = 5. Assume the SC decoders work at FER ≈
10−3, Table II shows the probabilities when the number of
SC-failed packets e increases from 0 to 4. According to the
table, the probability that e < 3 is 99.9%. Thus, we set the
LLR buffer size of the SCL decoder to be 2048 (two packets
at maximum), while larger sizes are also allowed.
B. Asymmetric quantization
In a real hardware design, all LLRs are quantized. But
the number of quantization bits should be carefully chosen.
More quantization bits improves decoding performance, but
requires the extra hardware resource. Therefore, we choose
the fewest number of bits that incurs negligible performance
loss. Moreover, since SCL decoder and SC decoder take
different roles in the A2SCL, we propose to employ different
quantization widths for them. The scheme is called asymmetric
quantization.
First, an SC decoder should be as fast as possible. For
an A2SCL decoder, its SC decoding performance can be
relaxed to some extent, because the SCL decoder will take
care of the failed packets. Typically, longer codes require
more quantization bits than short ones. As shown in Fig. 4,
the FER curves of N = 1024,K = [1/8, 7/8] Polar codes
with quantization bits = [6, 8, 12] are almost the same under
SC decoding. Accordingly, 6-bits or 8-bits quantization is
sufficient for SC decoders.
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-8 -7 -6 -5 -4
FE
R
10-4
10-3
10-2
10-1
R=1/8
floating-point
8 bits
12 bits
5.5 6 6.5 7
10-4
10-3
10-2
10-1
R=7/8
floating-point
8 bits
12 bits
Fig. 5. SCL (L = 8) FER @ Different Quantization Bits
Second, the SCL decoder should yield almost the same
performance as a floating-point decoder. We plot the FER
curves of N = 1024,K = [1/8, 7/8] Polar codes under
SCL decoding (L = 8) as reference to show the influence
of different quantization bits. As shown in Fig. 5, 8-bits
quantization incurs 0.1db loss at maximum, and 12-bits quanti-
zation yields the same performance as a floating-point decoder.
Accordingly, we adopt 12-bits quantization.
IV. EMULATION PLATFORM
An overview of our platform is shown in Fig. 6. A server
can manage one or more FPGA boards via the PCI-E slots.
When multiple FPGA boards (constrained by the number of
PCI-E slots) are employed, the decoding throughput can be
further increased.
A Xilinx xc7vx690t is integrated in the FPGA board. The
server is the controller of the platform. The code construction
(information sub-channel positions) can be configured by the
server to evaluate different code constructions. In addition,
code and channel parameters are also configured at the server.
According to these configurations, frames are generated, en-
coded, passed through the AWGN channel and decoded in the
Random 
Data
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&
Modulator
AWGN
Channel
Scheduler
FPGA Board
Setting & Controller FER Statistic
A2SCL
Server
PCIE... ...
Fig. 6. The architecture of the A2SCL emulation platform.
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Fig. 7. The encoder architecture
A2SCL decoder. The number of decoded frames and frame
errors are counted in the FPGA and collected by the server.
Finally, the FER curve is displayed on the server.
A. Encoder
A random bit stream of length K is generated. As shown
in Fig. 7, the frozen bits are set to zero, the CRC and parity
check bits are inserted. The pre-coded bits are then fed into a
polar encoder.
To achieve high-throughput encoding, every 32 bits are
processed in parallel. Specifically, a polar code of length N
is split into N/32 short codes with length 32. The encoder
consists of two parts. At first, a short Polar code of length 32
is encoded and stored into memory. Then, N/32 short codes
are encoded iteratively with the memory, buffer and the XOR
logic. Intermediate results are stored in the buffer. The size of
the buffer is half of Nmax. At most three frames can be stored
in the memory. Therefore, frames can be encoded with this
pipelined fashion.
B. AWGN channel
The AWGN noise sequence is generated by converting a
uniform distributed sequence in the range [0,1] using the
inverse cumulative distribution function (ICDF) [14]. A 32-
bit hardware random number generator is designed based on
a 43-bits linear feedback shift register (LFSR), and a 37-bits
cellular automata shift register (CASR) [15]. The cycle length
of the combined generator is close to 280.
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Fig. 8. The Gaussian noise generator architecture
TABLE III
NUMBER OF RUNNING CYCLES FOR DIFFERENT MODULES
(N, k) Encoder AWGN SC Decoder SCL Decoder
(1024,512) 97 76 221 1073
(1024,128) 97 76 108 506
(512,256) 41 44 105 498
(256,128) 21 28 66 261
To reduce the mapping table between white uniform noise
and white Gaussian noise, we employ 128 line segments to
approximate the ICDF. Taking advantage of the symmetry of
the ICDF, the mapping table is reduced to 64 starting points,
terminal points and slopes. In addition, one multiplier and one
adder are required to rebuild the ICDF.
As shown in Fig. 8, 16 AWGN generators with different
seeds are combined to provide high throughput. The noise is
quantized to 16 bits. Experiment results in Section IV-D also
show that the quantized noise has negligible effect on FER
performance.
C. Run time balancing
In the link-level emulation, different modules have different
run time to process one packet. Balancing the run time among
different modules will benefit the overall operating efficiency.
Table III shows the running cycles required by each module
in the link-level emulation platform 2,3 for different (N,K)
case.
Obviously, the running cycles of encoder and AWGN de-
pend on the code length N , and SC/SCL decoders depend on
both N andK . According to the number of running cycles, we
integrate the same number of encoder and AWGN modules,
and set the ratio of encoders and SC decoders to be 1 : 2.
Thanks to the asymmetric architecture, we can integrate
more modules within the limited FPGA resource. Our FPGA
chip integrates 9 encoders, 9 AWGN channel modules, one
A2SCL decoder which include 18 8-bits-quantized SC de-
2SC/SCL cycles are half of the sum run time for two packets due to
pipelining.
3SC employs syndrome-check acceleration [?], the number of cycles is
measured @ FERSC ≈ 10
−3;
TABLE IV
FPGA RESOURCE UTILIZATION
Encoder AWGN A2SCL Total
LUTs 32991 98170 215252 346413
FFs 20683 32821 48420 101924
RAM 54 216 680.5 1050.5
DSP 0 720 0 720
Code Rate R
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Fig. 9. The emulation time of the FPGA platform vs software implementation.
coders and one 12-bits-quantized SCL decoder. The resource
utilization of each module is shown in Table IV 4.
D. Hardware vs software implementations
To justify the A2SCL hardware platform, its simulation
speed and FER performance are compared with a software
counterpart. The hardware platform utilizes only one FPGA
board. The software implementation is written by C language,
and runs on a server that contains 4 Intel Xeon(R) E5-4627
v2@3.30GHz CPUs with 12 cores and 256 GB RAM. For
fairness, the data type of the LLR in the software decoder is
short.
1) Simulation speed: The emulation time of 107 frames by
the FPGA platform and software implementations are plotted
and compared in the Fig. 9. We evaluated code lengths N =
[256, 512, 1024], and rates R = [1/8, 1/4, 1/3, 1/2, 2/3, 3/4].
As seen, the emulation time of the FPGA platform is much
shorter than the software implementation on CPUs. When
N = 1024 and R = 3/4, the emulation time of the FPGA
platform is about 1.275 seconds. However, the CPUs requires
767.9 seconds.
Define the speed ratio (SR) as the emulation time of 12
CPU cores divided by that of one FPGA board, also plotted
in Fig. 9. The highest SR is 611, which means that one FPGA
board is 611 times faster than 12 CPU cores. Converted to one
4Encoder resource includes the 9 encoder modules. AWGN resource
includes the 9 AWGN modules. A2SCL decoder resource includes the 18 8-
bit-quantization-SC decoder cores, one 12-bit-quantization-SCL decoder core
and the schduler/mux units that connect them.
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Fig. 10. The measured FER performance.
CPU core, a FPGA board is 7332 times faster. As shown, the
emulation platform can greatly reduce emulation time.
2) FER performance: Based on 5G Polar codes with
lengths N = 1024 and N = 800, we compare the the
floating-point results from software and fixed-point results
from the FPGA platform. Due to the very time-consuming
floating-point simulation, software results for FER > 10−6
are measured. As shown in Fig. 10, the FER results of the
FPGA platform perfectly match the floating-point results under
various code lengths and code rates. Note that no error floor
is observed from the FPGA platform even when FER results
are below 10−6.
V. PERFORMANCE OF 5G POLAR CODES IN 5G eMBB
Thanks to the FPGA platform, we can now quickly evaluate
error-correction performance of 5G Polar codes at FER below
10−11.
The typical cases of downlink control information (DCI) are
evaluated. ForK = 64, PDCCH aggregation levels [1, 2, 4, 8]5,
the measured FER results are shown in Fig.11. And we also
measured K = [96, 128, 164], PDCCH aggregation levels
[1, 2, 4, 8] the results are shown in the Fig.12, Fig.13 and
Fig.14.
VI. CONCLUSION
In this paper, we present an asymmetric adaptive SCL de-
coder in real hardware. Equipped with asymmetric deployment
5For K = 64, aggregation level 1, the rate matching is shortening; for
aggregation level [2, 4], the rate matching is puncturing; for aggregation level
8, the rate matching is repetition.
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Fig. 11. The FER Performance@k = 64,PDCCH Aggregation Level=
[1, 2, 4, 8]
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Fig. 12. The FER Performance@k = 96,PDCCH Aggregation Level=
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and asymmetric quantization, the decoder can provide much
higher decoding throughput in a resource-limited FPGA/AISC
chip. The A2SCL algorithm, along with all the required link-
level modules, is implemented in an FPGA platform. The
platform is efficient, flexible and scalable. The emulation speed
of one FPGA board is 611 times as fast as 12 CPU cores;
converted to one CPU core, a FPGA board is 7332 times faster.
Ultra-low FER performance as low as 10−12 is measured for
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5G Polar codes for the first time in real hardware.
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